Author: Admin


VHDL Code for 4-Bit Aynchronous Accumulator

Accumulator work similar to the functionality of counter. The main difference is instead increment the counter value by constant, Accumulator add the input value with the current value. VHDL Code for 4-bit Asynchronous Accumulator TestBench VHDL Code for 4-bit Asynchronous AccumulatorRead More »

Demultiplexer 1 to 4 1

VHDL code for 1 to 4 Demux

Demultiplexer (DEMUX) select one output from the multiple output line and fetch the single input through selection line. It consist of  1 input and 2 power n output. The output data lines are controlled by n selection lines. For Example, if n = 2 thenRead More »


VHDL 4 to 1 Mux (Multiplexer)

Multiplexer (MUX) select one input from the multiple inputs and forwarded to output line through selection line. It consist of 2 power n input and 1 output. The input data lines are controlled by n selection lines. For Example, ifRead More »


Xilinx Chipscope Pro Tutorial

This Xilinx Chipscope Pro Tutorial provides you step by step procedure to debug your FPGA Design internal signal. This procedure illustrated in older version of xilinx Tool but most of the steps are similar in latest xilinx chipscope tool. PleaseRead More »


Xilinx System Generator Matlab Tutorial

This Xilinx System Generation Matlab tutorial help you to familiar with Introduction to Xilinx System generator Xilinx Toolbox in Simulink Programming FPGA from Matlab Simulink


Working with Altera Quartus II Software

This Video demonstrate step by step procedure to create new Altera Quartus II Project with Schematics for NAND gate logic and assign pin details and download the program in to FPGA.