Binary decoder Binary decoder has n-bit input lines and 2 power n output lines. It can be 2-to-4, 3-to-8 and 4-to-16 line configurations. Binary decoder can be easily constructed using basic logic gates. VHDL Code of 2 to 4 decoder can be easily implemented with structural and behavioral modelling. 2 to 4 Decoder design using logic gates
Binary Encoder Binary encoder has 2n input lines and n-bit output lines. It can be 4-to-2, 8-to-3 and 16-to-4 line configurations. VHDL Code for 4 to 2 encoder can be designed both in structural and behavioral modelling. 4 to 2 encoder design using logic gates Truth Table for 4 to 2 encoder VHDL Code for 4
Accumulator Accumulator work similar to the functionality of counter. The main difference is instead increment the counter value by constant, Accumulator add the input value with the current value. Accumulator Block Diagram VHDL Code for 4-bit Asynchronous Accumulator TestBench VHDL Code for 4-bit Asynchronous Accumulator Output Waveform for Accumulator VHDL Code
DeMultiplexer Demultiplexer (DEMUX) select one output from the multiple output line and fetch the single input through selection line. It consist of 1 input and 2 power n output. The output data lines are controlled by n selection lines. For Example, if n = 2 then the demux will be of 1 to 4 mux with 1 input, 2 selection line and 4 output as
Multiplexer Multiplexer (MUX) select one input from the multiple inputs and forwarded to output line through selection line. It consist of 2 power n input and 1 output. The input data lines are controlled by n selection lines. For Example, if n = 2 then the mux will be of 4 to 1 mux with 4 input, 2 selection
Debounce Push Button always got the mechanical property of bouncing state at micro sec. The above figure describes the debouncing output result, when the Push Button is pressed. When you pull down the push button from high to low state. It bounce back to high and low few times before it settle at proper output. In
Reset Circuit helps to keep the FPGA in to Known State. There are 2 types Resets commonly employed to Reset FPGA. They are Asynchronous and Synchronous Reset. Asynchronous Reset Asynchronous Reset circuit is independent of free running clock. Which means Reset circuit got no knowledge of Clock input. It can assert and desert a flipflop asynchronously.