

Contents


- 1 DeMultiplexer
- 2 1 to 4 Demux
- 3 Truth table for Demux 1 to 4
- 4 1 to 4 Demux design using Logic Gates
- 5 VHDL Code for 1 to 4 Demux
- 6 VHDL Testbench Code for 1 to 4 Demux
- 7 Testbench waveform for 1 to 4 Demux

DeMultiplexer

Demultiplexer (DEMUX) select one output from the multiple output line and fetch the single input through selection line. It consist of 1 input and 2 power n output. The output data lines are controlled by n selection lines. For Example, if n=2 then the demux will be of 1 to 4 mux with 1 input, 2 selection line and 4 output as shown below. Also VHDL Code for 1 to 4 Demux described below.

1 to 4 Demux






Truth table for Demux 1 to 4

Input	Selection line		Output			
F	S1	S0	D	С	В	Α
1	0	0	0	0	0	1
1	0	0	0	0	1	0
1	0	0	0	1	0	0
1	0	0	1	0	0	0
0	Х	Х	0	0	0	0

1 to 4 Demux design using Logic Gates





VHDL Code for 1 to 4 Demux

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity demux_1to4 is
port(
```



```
F : in STD_LOGIC;
 S0,S1: in STD_LOGIC;
A,B,C,D: out STD_LOGIC
);
end demux_1to4;
architecture bhv of demux_1to4 is
begin
process (F,S0,S1) is
begin
if (S0 = '0') and S1 = '0') then
A \leq F;
elsif (S0 ='1' and S1 = '0') then
 B \leq F;
elsif (S0 = '0' and S1 = '1') then
 C \leq F;
else
D \leq F;
end if;
end process;
end bhv;
```

VHDL Testbench Code for 1 to 4 Demux

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY tb_demux IS
END tb_demux;
```



```
ARCHITECTURE behavior OF tb demux IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT demux_1to4
PORT(
F : IN std logic;
S0 : IN std_logic;
S1 : IN std_logic;
A : OUT std logic;
B : OUT std_logic;
C : OUT std logic;
D : OUT std_logic
);
END COMPONENT;
--Inputs
signal F : std logic := '0';
signal S0 : std_logic := '0';
signal S1 : std_logic := '0';
--Outputs
signal A : std_logic;
signal B : std logic;
signal C : std_logic;
signal D : std logic;
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: demux_1to4 PORT MAP (
F \Rightarrow F,
```




```
S0 \Rightarrow S0,
S1 => S1,
A \Rightarrow A
B \Rightarrow B,
C \Rightarrow C,
D \Rightarrow D
);
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
wait for 100 ns;
F <= '1';
S0 <= '0'; S1 <= '0';
wait for 100 ns;
S0 <= '1'; S1 <= '0';
wait for 100 ns;
S0 <= '0'; S1 <= '1';
wait for 100 ns;
S0 <= '1'; S1 <= '1';
wait for 100 ns;
-- insert stimulus here
wait;
```



```
end process;
END;
```

Testbench waveform for 1 to 4 Demux



The above waveform represent the result of VHDL Code for 1 to 4 Demux.