Setup Time and Hold Time in FPGA
Setup Time
The amount of time the synchronous input (D) must be stable before the active edge of the clock.
Hold Time
The amount of time the synchronous input (D) must be stable after the active edge of the clock.
Metastability
