VHDL Code for 4-bit Ring Counter and Johnson Counter

January 10, 2018May 22, 2016 by Support Team

Ring Counter very similar to shift register. At each clock pulse, data at each flipflop shifted to next flipflop with last output is feed back to the input of first flipflop. Also the first flop is set to ‘1’ at the reset state. so it shift bit ‘1’ to next flipflop for each clock input and repeat the sequence as shown below.

VHDL Code for 4-bit Ring Counter and Johnson Counter

EDGE Spartan 6 FPGA Kit

Low Cost and Feature Packed FPGA Development Kit for Beginners.

EDGE Spartan 7 FPGA Kit

Low Cost FPGA Kit to work with Latest Xilinx Vivado Design Suite.

EDGE Artix 7 FPGA Kit

Best Rated and All in One FPGA kit to work with Latest Xilinx Vivado Design Suite.

EDGE ZYNQ SoC FPGA Kit

Feature rich and high-performance Single Board Computer